31 MSI - (Marvell Semiconductor Inc.) US
31 MSI - (Marvell Semiconductor Inc.) USVerified Source

Principal Test Engineer Marvell Semiconductor Solutions

137K–205K
Onsite · San Jose, California
Posted August 10, 2026
payroll

Overview

Lead cutting-edge ATE test solutions for characterization production and wafer sort on Advantest 93K and Teradyne platforms. Drive high-speed testing hardware design transform test patterns optimize test flows and collaborate cross-functional teams. Shape test methodologies to ensure product quality and deliver exceptional performance. Join a purpose-driven organization where your impact spans individual lives and entire industries.

What You'll Do11

  • 1Spearhead development of ATE test solutions for characterization production and wafer sort on Advantest 93K and Teradyne platforms
  • 2Design and develop advanced ATE test hardware for high-speed testing pushing technological boundaries
  • 3Create detailed test plans meeting stringent specifications collaborating with DFx and Design teams
  • 4Convert test patterns from simulation environments to ATE format bridging design and production
  • 5Optimize test flows reduce test times improve yields and release production test programs
  • 6Collaborate with product engineers to innovate test strategies and drive efficiency
  • 7Lead test pattern transformation initiatives and mentor junior staff
  • 8Implement high-performance ATE hardware designs for complex semiconductor testing
  • 9Drive continuous improvement in test methodologies and quality assurance processes
  • 10Mentor and develop talent across multiple project scopes fostering professional growth
  • 11Maintain compliance with export control regulations and manage licensing requirements

Requirements10

  • 1Bachelor’s degree in Computer Science Electrical Engineering or related field with 10+ years experience
  • 2Master’s degree or PhD with 5+ years relevant experience
  • 3Expertise in test program development on Advantest 93K Teradyne platforms
  • 4Proven experience in ATE testing DFT/DFM silicon process high-speed digital testing NRZ/PAM4 interfaces
  • 5Solid understanding of scan and MBIST DFT methodologies
  • 6Design of complex ATE hardware for semiconductor testing
  • 7Strong knowledge of C C++ Perl Python Linux environment
  • 8Testing of high-speed interfaces and advanced test methodologies
  • 9Effective interpersonal teamwork communication and problem-solving abilities
  • 10Highly motivated individual contributor capable of multitasking in fast-paced environment

Salary Insight

$137 - $205k per year

Location

Typeonsite
LocationSan Jose, California

Required Skills

Advantest 93KTeradyne tester platformsATE testingTest methodologySilicon processDFT/DFMHigh-speed digital testingC++PerlPythonLinux
Share:

Similar open positions

Explore active roles that match your skills and interests.

1010 Analog Devices Inc.

1010 Analog Devices Inc.

3d agoBoston, Massachusettspayroll

Senior Engineer Test Engineering Product Development

Senior Engineer leads test solution development for precision digital and mixed signal products ensuring first silicon verification and manufacturing readiness. You will design cost effective test hardware software across multiple sites while collaborating with layout engineers and manufacturing teams. This role drives innovation in automotive test systems and offers partial telecommute flexibility.

124K–166K
C/C++ programmingLinux scriptingPCB hardware design+7 more
8613 Broadcom Corporation

8613 Broadcom Corporation

21d agoSan Jose, Californiapayroll

ATE Test Development Engineer - Broadcom

Design and develop ATE test programs for high power networking switches with >100G serdes. Lead test hardware development and optimization at Broadcom's R&D center in Irvine CA. Collaborate across functions to ship products to manufacturing. Seeking engineer with deep test automation expertise.

Competitive salary
Teradyne UltraFlex tester platformsTest program developmentDebugging and troubleshooting+6 more
1010 Analog Devices Inc.

1010 Analog Devices Inc.

13d agoRaleigh, North Carolinapayroll

Senior Engineer Test Engineering at Analog Devices Inc.

Senior Engineer leads test engineering initiatives for precision digital and mixed signal products at Analog Devices Inc. in Durham North Carolina. You will design test solutions for first silicon verification and manufacturing while collaborating across teams to ensure product quality and innovation. This role offers partial remote flexibility and competitive compensation.

139K–157K
Object‑oriented programmingVerilogSPICE simulation+3 more
31 MSI - (Marvell Semiconductor Inc.) US

31 MSI - (Marvell Semiconductor Inc.) US

5d agoSan Jose, Californiapayroll

Emulation Director at Marvell Semiconductor

Design Verification Team leader at Marvell responsible for verifying chip circuitry for enterprise cloud and AI markets. You will define DV methodologies drive execution and collaborate across architecture design and system teams. This role shapes the technical trajectory of high-speed data transfer solutions.

195K–292K
ASIC development processSoC architectureVerification methodology+5 more

Aehr Test Systems

5d agoSan Francisco, Californiapayroll

Director of Electrical Engineering - Aehr Test Systems

Aehr Test Systems seeks a Director of Electrical Engineering to lead advanced electrical subsystems for wafer-level and packaged-part burn-in test solutions. This role drives high-quality designs while fostering a culture of continuous improvement. The ideal candidate leads a diverse engineering team and collaborates across disciplines to deliver reliable semiconductor test equipment.

Competitive salary
Analog circuit designDigital circuit designOrCAD+6 more

Google

16d agoSan Francisco, Californiapayroll

Senior CMOS Test and Validation Lead - Analog Mixed-Signal Raxium

Senior CMOS Test and Validation Lead drives bring-up characterization and HVM release for next-gen Analog Mixed-Signal ASICs. This role bridges design DFT and product engineering to ensure zero-defect quality and optimized cost-of-test. The candidate leads a team through complex yield and performance bottlenecks while partnering with IC design and DFT teams.

240K–333K
pythonawsreact+2 more