LLVM Backend Compiler Engineer - DensityAI
Overview
Lead ownership of LLVM backend development for custom accelerator ISA focusing on instruction selection register allocation scheduling and linker support across scalar vector and floating point pipelines. Drive AI-assisted tool flows to accelerate compiler development and performance tuning while collaborating with chip-design and software teams to deliver DensityAI's AI accelerator program from silicon to scale-out.
What You'll Do5
- 1Own LLVM backend development for custom accelerator ISA including instruction selection register allocation scheduling and linker support across multiple pipeline types
- 2Utilize AI-assisted tool flows to enhance compiler development speed and performance tuning
- 3Debug correctness and performance regressions throughout the full compilation flow
- 4Contribute to custom-ISA bring-up processes and maintain MLIR expertise
- 5Develop GPU or accelerator backends and manage linker or loader components
Requirements5
- 1Exceptional abilities in LLVM backend internals such as TableGen instruction selection scheduling and register allocation
- 25+ years of compiler engineering experience with hands-on LLVM target development
- 3Strong understanding of computer architecture ISA design and compiler-hardware co-design principles
- 4Ability to diagnose and resolve issues across the entire compilation pipeline
- 5Optional: Custom-ISA bring-up MLIR experience GPU/accelerator backends or linker/loader responsibilities
Salary Insight
$200 - $360k per year
Location
Required Skills
Similar open positions
Explore active roles that match your skills and interests.
DensityAI
VerifiedMLIR Compiler Engineer - DensityAI
Lead ownership of MLIR dialect design and lowering passes for AI accelerator. Define high-level tensor IR async streaming semantics and sharded-tensor types bridging ML frameworks to silicon. Drive DensityAI AI accelerator program from silicon to scale-out. Build AI-assisted tool flows to accelerate compiler development.
Intel
VerifiedAI Infrastructure Engineer Intel
Performance‑obsessed AI Infrastructure Engineer at Intel in San Jose, California. You will drive inference performance and redefine peak performance on Intel’s next‑generation GPU architectures.
DensityAI
VerifiedAI Core DV Engineer
Lead ownership of AI compute core verification including tensor pipelines MAC arrays accumulator logic and compute ↔ memory interconnect. Verify and enhance DensityAI AI accelerator program from silicon to scale-out. Drive datapath verification timelines using AI-assisted tool flows.
Meta
VerifiedCompiler Architect - MTIA Software Technical Leadership
Principal-level Compiler Architect leads technical strategy for MTIA compiler infrastructure enabling efficient code generation on custom AI accelerators. Defines architecture for graph compilers and optimization spanning ML workload analysis to hardware-software co-design. Drives performance improvements and collaborates with hardware teams to influence accelerator decisions. Produces clear design documents and mentors engineers across the organization.
NVIDIA
VerifiedSenior Compiler Engineer Infrastructure at NVIDIA
You will align NVIDIA's compiler codebases with open-source ecosystems, focusing on LLVM, Clang, and MLIR. Own the reconciliation of downstream repositories with upstream projects, building tooling that scales across thousands of engineers. You will join the Compute Compiler Team, reporting to the director of compiler infrastructure, and collaborate with compiler developers and CI teams. This role stands out for its dual focus on open-source stewardship and developer productivity, with access to NVIDIA's GPU stack.
Apple
VerifiedANE Pre-Silicon Driver Engineer
Design and ship software interfaces for AI applications on Apple Silicon. Own the driver and runtime that enables real-time low-power deep learning workloads. Lead cross-functional efforts to deliver high-performance machine learning solutions.