AI Core DV Engineer
Overview
Lead ownership of AI compute core verification including tensor pipelines MAC arrays accumulator logic and compute ↔ memory interconnect. Verify and enhance DensityAI AI accelerator program from silicon to scale-out. Drive datapath verification timelines using AI-assisted tool flows.
What You'll Do5
- 1Own verification of AI compute core tensor pipelines MAC arrays accumulator logic and compute ↔ memory interconnect
- 2Use and develop AI-assisted tool flows to accelerate datapath verification timelines
- 3Scale-out AI accelerator hardware from initial silicon implementation
- 4Collaborate with chip-design and software teams on AI accelerator development
- 5Drive datapath verification initiatives for compute-heavy ASIC blocks
Requirements5
- 1Exceptional abilities in datapath verification tensor pipelines MAC arrays FP / INT accumulators using SystemVerilog and UVM
- 25+ years verifying compute-heavy ASIC blocks GPU NPU DSP or AI accelerator
- 3Strong understanding of numerical correctness FP rounding denormals saturation
- 4Hands-on with constrained-random verification coverage-driven closure and debug across long pipelines
- 5Formal methods custom golden models in C C++ Python or post-silicon datapath bring-up
Salary Insight
$180 - $320k per year
Location
Required Skills
Similar open positions
Explore active roles that match your skills and interests.
2100 NVIDIA USA
VerifiedSenior Design Verification Engineer - GPU Memory Subsystem
Lead design verification strategies for GPU ASIC memory subsystem IP in Durham NC. Collaborate with cross-functional teams to deliver high-quality verification solutions. Drive innovation in caches coherency pipelines and arbitration mechanisms. Shape the future of AI-powered computing.
SiFive, Inc.
VerifiedStaff Design Verification Engineer, CPU Core
You will own verification for high-performance out-of-order CPU core areas, including Frontend, Midcore, Load-Store Unit, and Hardware Prefetch. Working with SystemVerilog and UVM, you will drive strategy, debug, and coverage closure for complex microarchitectural features. You will partner with architecture and RTL teams to catch risks early and raise quality across the core. This role offers the chance to influence methodology for next-generation RISC-V processors at SiFive.
1010 Analog Devices Inc.
VerifiedStaff Engineer Design Verification Engineering
Lead verification environments for ASIC SOC designs. Own creation of UVM-based verification ecosystems. Drive functional coverage analysis and metric tracking. Integrate third party and custom IPs within subsystem-level UVM frameworks. Collaborate across teams to ensure coverage closure and support post-silicon verification activities.
DensityAI
VerifiedLLVM Backend Compiler Engineer - DensityAI
Lead ownership of LLVM backend development for custom accelerator ISA focusing on instruction selection register allocation scheduling and linker support across scalar vector and floating point pipelines. Drive AI-assisted tool flows to accelerate compiler development and performance tuning while collaborating with chip-design and software teams to deliver DensityAI's AI accelerator program from silicon to scale-out.
US63 NXP USA Inc.
VerifiedDigital IP Principal Verification Engineer
Own verification strategy at scale for IP principal engineer. Define verification approach and implement Digital functional verification to eliminate functional faults. Lead creation of verification content including documentation and testbeds. Close with unique value proposition.
100 Intel Corporation
VerifiedDesign Verification Architect at Intel
Define and architect verification strategies for pre-silicon designs while leading testbench development and integration. Own the creation of verification methodologies and collaborate with cross-functional teams to ensure seamless transition to silicon. This role drives optimal verification processes through technical expertise and strategic leadership.