MLIR Compiler Engineer - DensityAI
Overview
Lead ownership of MLIR dialect design and lowering passes for AI accelerator. Define high-level tensor IR async streaming semantics and sharded-tensor types bridging ML frameworks to silicon. Drive DensityAI AI accelerator program from silicon to scale-out. Build AI-assisted tool flows to accelerate compiler development.
What You'll Do5
- 1Design and author MLIR dialect lowering passes for AI accelerator
- 2Define high-level tensor IR async streaming semantics
- 3Create sharded-tensor types bridging ML frameworks to silicon
- 4Develop AI-assisted tool flows to speed up compiler development
- 5Collaborate with chip-design and software teams scaling AI accelerator
Requirements5
- 1Exceptional MLIR dialect design and lowering pass authoring abilities
- 25+ years compiler engineering experience with hands-on MLIR contributions
- 3Deep understanding of tensor compilation and distributed execution models
- 4Strong C++ proficiency and integration experience with ML frameworks
- 5Optional LLVM backend GPU compiler experience or open-source MLIR contributions
Salary Insight
$200 - $360k per year
Similar open positions
Explore active roles that match your skills and interests.
DensityAI
VerifiedLLVM Backend Compiler Engineer - DensityAI
Lead ownership of LLVM backend development for custom accelerator ISA focusing on instruction selection register allocation scheduling and linker support across scalar vector and floating point pipelines. Drive AI-assisted tool flows to accelerate compiler development and performance tuning while collaborating with chip-design and software teams to deliver DensityAI's AI accelerator program from silicon to scale-out.
Meta
VerifiedCompiler Architect - MTIA Software Technical Leadership
Principal-level Compiler Architect leads technical strategy for MTIA compiler infrastructure enabling efficient code generation on custom AI accelerators. Defines architecture for graph compilers and optimization spanning ML workload analysis to hardware-software co-design. Drives performance improvements and collaborates with hardware teams to influence accelerator decisions. Produces clear design documents and mentors engineers across the organization.
Intel
VerifiedAI Infrastructure Engineer Intel
Performance‑obsessed AI Infrastructure Engineer at Intel in San Jose, California. You will drive inference performance and redefine peak performance on Intel’s next‑generation GPU architectures.
NVIDIA
VerifiedSenior Compiler Engineer Infrastructure at NVIDIA
You will align NVIDIA's compiler codebases with open-source ecosystems, focusing on LLVM, Clang, and MLIR. Own the reconciliation of downstream repositories with upstream projects, building tooling that scales across thousands of engineers. You will join the Compute Compiler Team, reporting to the director of compiler infrastructure, and collaborate with compiler developers and CI teams. This role stands out for its dual focus on open-source stewardship and developer productivity, with access to NVIDIA's GPU stack.
Lavendo
VerifiedAI Field Engineer - Infrastructure Scaling
Own end-to-end AI infrastructure scaling for enterprise and AI-native clients. Lead discovery and production deployments from initial contact to live customer environments. Partner with VP Engineering and CTO-level leaders to drive technical wins. Work remotely with occasional travel to US hubs.
Apple
VerifiedANE Pre-Silicon Driver Engineer
Design and ship software interfaces for AI applications on Apple Silicon. Own the driver and runtime that enables real-time low-power deep learning workloads. Lead cross-functional efforts to deliver high-performance machine learning solutions.