CA-One Tech Cloud Inc.
CA-One Tech Cloud Inc.Verified Source

DFT Engineer, SoC/ASIC ATPG & MBIST

70K
Onsite · San Jose, California
Posted August 13, 2026
contract

Overview

As a DFT Engineer, you will own scan insertion, ATPG pattern generation, and MBIST validation for complex SoC and ASIC designs. You will collaborate with RTL and physical design teams to ensure high test coverage and silicon bring-up success. This role focuses on solving intricate DFT challenges at scale, directly impacting product quality. You will drive test strategy from block level to full-chip integration, using hands-on expertise in Design for Test methodologies.

What You'll Do7

  • 1Integrate scan chains and implement DFT logic in SoC and ASIC designs, ensuring controllability and observability.
  • 2Generate ATPG patterns for stuck-at and transition faults, analyzing coverage and resolving test failures.
  • 3Debug ATPG mismatches using EDA tools and waveform analysis, driving fixes in RTL or test logic.
  • 4Architect and validate MBIST controllers for embedded memories, including repair and diagnostics.
  • 5Develop and execute IO test strategies for interface protocols, covering pin-level validation and AC/DC characteristics.
  • 6Collaborate with physical design to close timing and area constraints for DFT insertions.
  • 7Support silicon bring-up, performing pattern validation and correlating tester results with simulation.

Requirements8

  • 15+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs.
  • 2Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing.
  • 3Proven expertise in ATPG pattern generation, analysis, and debug.
  • 4Experience with MBIST, including memory test architectures and diagnostics.
  • 5Knowledge of IO Test methodologies for interface and pin level validation.
  • 6Hands-on experience with EDA tools such as Tessent, Modus, or DFTMAX.
  • 7Proficiency in scripting with Tcl, Python, or Perl for automation and flow optimization.
  • 8Solid understanding of Verilog/VHDL and digital design concepts.

Salary Insight

$70k per year

Location

Typeonsite
LocationSan Jose, California

Required Skills

atpgmbistdftsocasic
Share:

Similar open positions

Explore active roles that match your skills and interests.

191 Altera Corporation

191 Altera Corporation

1d agoSan Jose, Californiapayroll

Product Development Engineer, FPGA Thermal & SLT Validation

You will own thermal characterization and System Level Test (SLT) for FPGA products at Altera, from silicon bring-up to high-volume manufacturing. You will develop and execute thermal plans to validate device performance across temperature ranges, correlating silicon data with simulations to close performance gaps. This role pivots on cross-functional partnership with design, packaging, test, and manufacturing teams to optimize product quality and output. You will set the standard for test-to-system correlation, driving yield and cost improvements on Altera's next-generation FPGA solutions.

106K–153K
Thermal CharacterizationElectrical CharacterizationSystem Level Test (SLT)+6 more
8613 Broadcom Corporation

8613 Broadcom Corporation

21d agoSan Jose, Californiapayroll

ATE Test Development Engineer - Broadcom

Design and develop ATE test programs for high power networking switches with >100G serdes. Lead test hardware development and optimization at Broadcom's R&D center in Irvine CA. Collaborate across functions to ship products to manufacturing. Seeking engineer with deep test automation expertise.

Competitive salary
Teradyne UltraFlex tester platformsTest program developmentDebugging and troubleshooting+6 more
31 MSI - (Marvell Semiconductor Inc.) US

31 MSI - (Marvell Semiconductor Inc.) US

3d agoSan Jose, Californiapayroll

Principal Test Engineer Marvell Semiconductor Solutions

Lead cutting-edge ATE test solutions for characterization production and wafer sort on Advantest 93K and Teradyne platforms. Drive high-speed testing hardware design transform test patterns optimize test flows and collaborate cross-functional teams. Shape test methodologies to ensure product quality and deliver exceptional performance. Join a purpose-driven organization where your impact spans individual lives and entire industries.

137K–205K
Advantest 93KTeradyne tester platformsATE testing+8 more
100 Intel Corporation

100 Intel Corporation

20d agoSacramento, Californiapayroll

Design Automation Engineer (TFM/EDA) - Intel Foundry Automation

Lead the installation and maintenance of design environments for silicon design automation engineers. Support compute infrastructure and collaborate with EDA providers. Drive automation scripts and integrate new tools into workflows. This role empowers senior engineers to excel in government programs. It offers a hybrid work model in California with competitive compensation.

118K–227K
Design AutomationTFMEDA tools+9 more
1010 Analog Devices Inc.

1010 Analog Devices Inc.

20d agoRaleigh, North Carolinapayroll

FPGA Systems Development Engineer at Analog Devices

We seek an energetic FPGA Systems Development Engineer to join our Aerospace Defense and Communication team. The role involves designing and deploying high quality FPGA and SoC solutions while supporting product evaluation and testing across multiple applications. This position offers opportunities to collaborate globally and contribute to cutting edge technology.

Competitive salary
FPGA programmingHDLIP development+6 more
1010 Analog Devices Inc.

1010 Analog Devices Inc.

14d agoRaleigh, North Carolinapayroll

Senior Engineer Test Engineering at Analog Devices Inc.

Senior Engineer leads test engineering initiatives for precision digital and mixed signal products at Analog Devices Inc. in Durham North Carolina. You will design test solutions for first silicon verification and manufacturing while collaborating across teams to ensure product quality and innovation. This role offers partial remote flexibility and competitive compensation.

139K–157K
Object‑oriented programmingVerilogSPICE simulation+3 more