Design Verification Infrastructure Engineer - Platform
Overview
Architect and maintain the Verification Platform for SiFive's Design Verification needs. Collaborate with Platform Technologies to develop new functionality using Chisel and CIRCT. Deliver scalable solutions for verification and validation activities.
What You'll Do6
- 1Architect and develop the Verification Platform to scale with SiFive's growth
- 2Create new functionality in Chisel and CIRCT for verification libraries
- 3Build Scala libraries in Chisel for test harnesses and scoreboards
- 4Develop Python libraries to query design intent from verification tools
- 5Establish end-to-end verification platform tools and methodologies
- 6Educate verification teams on best practices using the Verification Platform
Requirements5
- 1Software engineering experience in a compiled language and a scripting language
- 2Understanding of modern software engineering practices
- 3Experience deploying systems into production environments
- 4Background working on systems software like compilers databases and operating systems
- 5Knowledge of EDA tools and flows for Design Verification
Salary Insight
Salary not disclosed in listing
Similar open positions
Explore active roles that match your skills and interests.
SiFive, Inc.
VerifiedSenior RTL Design Engineer CPU Frontend
SiFive seeks a Senior RTL Design Engineer to lead CPU frontend design at scale. You will own the creation of new features and performance improvements within RISC-V CPU core generators using Chisel. This role drives architectural decisions and collaborates across teams to deliver high-performance processors. The position offers a unique chance to shape cutting‑edge silicon while contributing to a mission focused on advancing RISC‑V adoption.
SiFive, Inc.
VerifiedPrincipal Interconnect Design Engineer SiFive
Lead hardware engineer at SiFive to design industry-leading CPU and interconnect IP driving RISC-V adoption. Build highly-configurable hardware generators using Chisel Scala to create scalable processors and TileLink interconnects. Accelerate time-to-market while maintaining exceptional performance and quality.
SiFive, Inc.
VerifiedStaff Design Verification Engineer, CPU Core
You will own verification for high-performance out-of-order CPU core areas, including Frontend, Midcore, Load-Store Unit, and Hardware Prefetch. Working with SystemVerilog and UVM, you will drive strategy, debug, and coverage closure for complex microarchitectural features. You will partner with architecture and RTL teams to catch risks early and raise quality across the core. This role offers the chance to influence methodology for next-generation RISC-V processors at SiFive.
SiFive, Inc.
VerifiedInterconnect Design Engineer, RISC-V & TileLink
You will architect and implement TileLink interconnect IP, cache controllers, and protocol bridges as RTL generators in Chisel, shaping the future of RISC-V-based SoCs. Collaborating with a team of hardware and software engineers, you will design configurable, high-performance IP that scales across AI, automotive, and data center markets. This role stands out for its focus on hardware generation through software engineering paradigms, enabling rapid, flexible chip design.
SiFive, Inc.
VerifiedPrincipal Design Verification Engineer – CPU Subsystem Power Management
SiFive seeks a Principal Design Verification Engineer to lead verification of CPU-subsystem power-management functionality across complex SoC and subsystem environments. The role focuses on delivering data-center-grade quality resiliency and signoff readiness while defining architecture-aware verification strategies early and identifying integration risks. This principal tech-lead will drive verification across core cluster LLC and uncore power-management behavior including DVFS live retention clock gating warm reset power gating and subsystem interactions. Collaboration with architecture RTL formal and performance teams ensures design intent is captured and debugability is prioritized. Success is measured by early detection of critical bugs in power-state transitions reset sequencing retention and clocking behavior and fostering reusable methodologies that elevate verification quality across the power-management DV organization.
Techridge, Inc.
VerifiedDesign Verification Engineer Techridge Inc San Jose CA
Senior Engineer DV leads end-to-end design verification activities for IP Subsystem or SoC-level projects. Technical ownership collaborates with design architecture and customer teams to achieve verification closure with high quality.