Senior Integrated Circuit Wafer Probe Engineer
Overview
Lead design and validation of custom probe architectures for high density silicon testing. Own end-to-end lifecycle from modeling to debugging. Bridge simulation and real world testing for AI products. Differentiate by solving complex probe challenges beyond standard methods.
What You'll Do10
- 1Design advanced probe cards with vertical probe MEMS probe direct dock probe on micro-bump probe on sacrificial pad space transformer
- 2Perform SI and PI analysis using impedance and crosstalk control frequency domain PDN analysis
- 3Evaluate mechanical contact force distribution probe alignment planarity warpage from thermal expansion
- 4Architect and evaluate probe solutions for wafer probes 3D IC subassembly probe singulated die probing
- 5Utilize TDR oscilloscopes VNAs microscopes wafer probers to quantify hardware performance
- 6Drive root cause analysis for probe wear burn prober planarity optical alignment failures
- 7Collaborate with external probe companies and integrate with Test Engineering Product Engineering
- 8Manage vendor relationships for probe card design and manufacturing
- 9Work with Test Engineering to align probe capabilities with product roadmaps
- 10Implement corrective design actions based on failure investigations
Requirements5
- 1Bachelor’s Master’s or PhD in Electrical Mechanical Materials Science
- 212+ years hands-on probe card design vertical MEMS or high performance test fixtures
- 3Expertise with Vector Network Analyzers Time Domain Reflectometry scopes for SI PI analysis
- 4Experience with production wafer prober or singulated die prober with ATE
- 5Deep understanding of transmission line theory RF microwave fundamentals
Salary Insight
$144 - $230k per year
Similar open positions
Explore active roles that match your skills and interests.
REC_RTX_Ext_Gateway
VerifiedPrincipal Photonics Integrated Circuit Test Engineer
Design and lead testing of integrated photonic components at die wafer and sub-assembly levels. Drive development of next‑generation radar and sensor systems while mentoring colleagues. This role blends technical depth with leadership to shape advanced electronic‑photonic solutions.
Senior CMOS Test and Validation Lead - Analog Mixed-Signal Raxium
Senior CMOS Test and Validation Lead drives bring-up characterization and HVM release for next-gen Analog Mixed-Signal ASICs. This role bridges design DFT and product engineering to ensure zero-defect quality and optimized cost-of-test. The candidate leads a team through complex yield and performance bottlenecks while partnering with IC design and DFT teams.
The University of Texas at Austin
VerifiedPrincipal Mixed Signal Engineer Texas Institute for Electronics
Lead development of next generation digital subsystems and compute fabrics for 2.5D/3D microsystems enabling scalable high bandwidth integration across AI HPC and wireless acceleration platforms. Define architecture specifications collaborate with teams optimize performance and engage semiconductor partners to shape ecosystem directions.
Samsung Austin Semiconductor, LLC.
VerifiedFailure Analysis Nanoprobe Engineer
Lead electrical characterization of semiconductor IC devices using advanced nanoprobe systems. Own testing plans and deliver findings to internal and external stakeholders. Contribute to fast‑paced semiconductor environment.
Periodic-Labs
VerifiedResearch Engineer Semiconductor Periodic Labs
Own device-level validation of materials work as a Research Engineer, Semiconductor at Periodic Labs. Design and run short-loop experiments measuring electrical performance of novel thin-film stacks from deposition through patterned test vehicles. Contribute technical expertise to customer-facing engagements and collaborate across teams to solve materials problems.
CADENCE US
VerifiedSenior Principal RF Design Engineer Cadence
Lead high frequency mmWave IC design for 5G/6G aerospace automotive. Drive full product lifecycle from concept to validation. Shape technology impacting global solutions. Stand out by delivering breakthrough RF innovations.