Renesas ElectronicsVerified Source

Senior Analog Engineering Manager at Renesas Electronics

Onsite · Raleigh, North Carolina
Posted August 12, 2026
payroll

Overview

Lead development of DDR5 and next-generation DDR6 PHY solutions for advanced SoCs. Manage end-to-end delivery of high-performance low-power DDR PHYs from architecture to silicon bring-up while shaping DDR6 signaling roadmap. Drive technical excellence and cross-functional collaboration.

What You'll Do11

  • 1Own and guide architecture design implementation of DDR5 PHYs and contribute to DDR6-ready systems
  • 2Provide technical oversight for analog and mixed-signal blocks including high-speed datapaths equalization termination and training circuits
  • 3Lead post-silicon bring-up characterization debug and yield improvement initiatives
  • 4Partner with Digital PHY controller teams package PCB SI/PI validation and product program management
  • 5Interface with foundries IP vendors and standards bodies to ensure delivery and future readiness
  • 6Establish robust design methodologies improve simulation accuracy and silicon debug efficiency
  • 7Drive long-term DDR5 sustainment and DDR6 technology roadmap planning
  • 8Mentor and build analog mixed-signal engineering teams
  • 9Set technical direction performance expectations and development plans for senior engineers
  • 10Balance schedule quality and risk across DDR5/DDR6 PHY execution
  • 11Anticipate and address challenges related to data-rate scaling power efficiency and advanced processes

Requirements10

  • 1Bachelor’s or Master’s degree in Electrical Engineering PhD preferred
  • 212+ years analog/mixed-signal IC design experience focusing on high-speed memory interfaces
  • 35+ years people-management and technical leadership experience
  • 4Proven delivery of DDR5 PHYs or late-stage DDR4 to DDR5 transitions
  • 5Strong expertise in high-speed IO design signal integrity PLL/DLL low-jitter clocking mixed-signal verification and advanced CMOS process considerations
  • 6Direct involvement in DDR6 architectural studies or early-stage development
  • 7Experience at advanced nodes 7nm 5nm and below
  • 8Background in multi-generation memory PHYs or scalable PHY platforms
  • 9Ability to lead teams delivering multiple concurrent tape-outs
  • 10Excellent written and verbal communication skills across technical and executive audiences

Salary Insight

Salary not disclosed in listing

Location

Typeonsite
LocationRaleigh, North Carolina

Required Skills

DDR5DDR6High-speed memory interfacesAnalog/mixed-signal IC designPLL/DLL clockingSignal integrityCMOS process considerationsPeople management
Share:

Similar open positions

Explore active roles that match your skills and interests.

Renesas Electronics

20h agoAtlanta, Georgiapayroll

Principal Application Engineer, DDR Memory & SERDES

You will own validation and application support for RCD and Data Buffer products across the full product lifecycle, from conception to production release. You will interface with Design Engineering, Test Engineering, and Quality Assurance to understand and solve complex application challenges. With 10+ years in post-Silicon debug, you will define new product specs and drive customer success. This role offers high visibility and growth potential within a global semiconductor leader.

Competitive salary
DDR3DDR4DDR5+11 more

Renesas Electronics

17h agoDallas, Texaspayroll

Principal Digital Verification Engineer

Renesas seeks a skilled professional to lead verification of memory interface products for datacenters focusing on high bandwidth low power solutions. The engineer will develop digital sections of DDR5 DDR6 and future memory buffers. This role drives verification strategy execution and ensures designs meet functional and performance goals.

Competitive salary
UVMVerificationDDR5+4 more

Renesas Electronics

5d agoAustin, Texaspayroll

Principal Digital Verification Engineer - DDR5 UVM | Renesas

You will own verification of DDR5 and DDR6 memory data buffer chips for AI datacenters. Your work drives bandwidth and power efficiency at massive scale. You lead UVM-based verification environments, mentor a team, and collaborate with design on testability. This role shapes next-gen memory interface products at Renesas in Austin, with direct impact on high-performance computing.

Competitive salary
UVM methodologyVerification planningTestbench development+5 more

Renesas Electronics

14h agoAustin, Texaspayroll

Senior Applications Engineer Renesas Electronics

Lead hardware evaluation and system-level debugging for next-generation DC-DC and multiphase power solutions. Drive adoption of power management silicon through collaboration with product definition marketing and field teams to develop winning combinations and support tier-1 designs.

Competitive salary
pythoncoscilloscopes+2 more
1000 Micron Technology, Inc.

1000 Micron Technology, Inc.

16d agoSan Jose, Californiapayroll

Distinguished Member of Technical Staff Design Engineer at Micron

We seek a DMTS Design Engineer to drive memory innovation at Micron. This role leads analysis of DDR and emerging memory technologies to shape future product strategy. You will influence architecture and collaborate across teams to solve complex challenges. This position is part of our Technical Leadership Program offering a unique path for technical leaders.

208K–416K
DDR memory architectureHigh-speed I/OMemory power and thermal analysis+1 more
Inabia Software & Consulting Inc.

Inabia Software & Consulting Inc.

19d agoSan Jose, Californiapayroll

Senior Principal Hardware Engineer - Board & System Design

Senior Principal Engineer owns board and system hardware design for networking and AI infrastructure platforms. This role drives architecture from concept through production, supports customer engagements, and influences next-generation silicon. The engineer bridges silicon, hardware, and manufacturing teams with deep expertise in SerDes, PCB stack-up, and high-current power delivery. The role is a hands-on individual contributor with 15+ years of experience.

200K–266K
PCB designHigh-speed SerDesPower delivery architecture+5 more