Synopsys
SynopsysVerified Source

Principal EDA R&D Engineer, Advanced Packaging

166K–249K
Onsite · Austin, Texas
Posted August 12, 2026
payroll

Overview

You will own R&D projects that advance package substrate design automation, impacting how the semiconductor industry approaches advanced packaging. You will lead tool development for auto-routing, DRC, and power delivery analysis, working with C++, Python, and TCL. You will collaborate directly with foundries and OSATs, translating Design Rule Manuals into functional tooling. Your work will establish technical foundations for next-generation substrate design tools that enable customers to solve problems current tooling cannot.

What You'll Do7

  • 1Lead R&D projects that advance package substrate design automation, including auto-routing algorithms, DRC verification engines, and power delivery network analysis.
  • 2Drive technical direction for database models that enable schematic-driven layout workflows and support integration across the Synopsys packaging tool suite.
  • 3Develop and optimize EDA software using C++, Python, and TCL to address complex challenges in computational geometry, constraint solving, and physical design automation.
  • 4Collaborate with foundries and assembly and test companies to implement emerging substrate technologies, translating their Design Rule Manuals and manufacturing requirements into functional tooling.
  • 5Define collateral input/output formats and integrate analysis capabilities across cross-functional teams.
  • 6Provide technical guidance to engineers, reviewing designs and implementations to navigate technical tradeoffs.
  • 7Engage in senior-level customer discussions, representing Synopsys expertise in substrate design methodology and influencing product direction.

Requirements7

  • 1Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience in EDA or semiconductor design.
  • 210+ years in EDA software development with focus on physical design automation, package design, or substrate design.
  • 3Deep technical expertise in package substrate physical design methodologies, including schematic-driven layout, auto-routing, design rule checking, and power delivery network analysis.
  • 4Strong programming proficiency in Python or TCL for tool integration and automation.
  • 5Demonstrated track record leading R&D projects that resulted in production software capabilities or significant architectural improvements.
  • 6Experience collaborating with foundries, OSATs, or substrate manufacturers on Design Rule Manuals, technology files, and manufacturing output formats such as ODB++.
  • 7Solid foundation in computational geometry and algorithm design for layout automation, with experience in constraint-based routing or placement.

Salary Insight

$166 - $249k per year

Location

Typeonsite
LocationAustin, Texas

Required Skills

C++PythonTCLComputational GeometryPackage Substrate DesignAuto‑routing Algorithms
Share:

Similar open positions

Explore active roles that match your skills and interests.

1010 Analog Devices Inc.

1010 Analog Devices Inc.

5d agoSan Jose, Californiapayroll

Senior Packaging Engineer at Analog Devices

We seek a Senior Packaging Engineer to drive NPI packaging solutions. This role delivers robust scalable packaging while enhancing supply chain resilience and improving development systems. You will partner with business units and global teams to define and release semiconductor packaging meeting performance cost and schedule targets.

Competitive salary
2D AutoCADsemiconductor assembly processespackage qualification methodologies+10 more

Ampere Computing

14h agoRaleigh, North Carolinapayroll

Senior Principal Analog Methodology Engineer

Lead analog design ecosystem optimization at Ampere. Define and improve analog and mixed-signal design flows while integrating foundry Process Design Kits (PDKs). Enhance design productivity and quality across advanced technology nodes.

187K–306K
pythonawsreact+2 more
100 Intel Corporation

100 Intel Corporation

17h agoPortland, Oregonpayroll

Design Technology Tool Enablement Engineer

Join the Design Technology Platform team at Intel to design and develop software tools that empower design teams to innovate faster and meet complex manufacturability requirements. This role drives technology enablement and fosters innovation within the semiconductor industry.

Competitive salary
pythonawsreact+2 more
8413 LSI Corporation

8413 LSI Corporation

17h agoSan Jose, Californiapayroll

Physical Design Engineer Broadcom

Lead physical layout engineering for next generation ASIC products focusing on parallel interfaces. Develop advanced 2.5D and 3D interconnects while collaborating with R&D and manufacturing partners. Drive innovation in high-speed signal interconnects and new technology pathsfinding.

144K–230K
TCLPythonDRC+4 more
1010 Analog Devices Inc.

1010 Analog Devices Inc.

16h agoBoston, Massachusettspayroll

Senior Engineer Digital Design Physical

Analog Devices seeks a Design Engineer to lead methodology improvements for physical design across complex chip and SoC programs. The role focuses on enhancing scalability reuse efficiency and predictability of physical implementation flows while collaborating with cross-functional teams to establish repeatable best practices. This position emphasizes methodology leadership over day-to-day block ownership.

117K–161K
Methodology and Flow DevelopmentPhysical DesignEDA Tools+5 more

Everforth, Cybercoders

14h agoLos Angeles, Californiapayroll

Senior Electrical Engineer, Mixed-Signal PCB & FPGA Design

Lead design and development of high-reliability mixed-signal electronic systems from concept to production, focusing on high-density PCB design, FPGA integration, and embedded software. Drive architectural decisions, collaborate with cross-functional teams, and mentor junior engineers. Ensure compliance with ISO 13485 and IEC 60601 standards. This role offers ownership of complex hardware, direct impact on product launch, and opportunities to shape engineering practices.

140K–180K
Altium DesignerFPGAVHDL+9 more