Mid-Level Physical Design Engineer CPU - Intel
Overview
Design and deliver high-performance CPU cores for client server IoT and AI platforms. Lead RTL-to-GDS flow ownership while collaborating with cross-functional teams. Build depth in physical design and SoC development. Strong growth opportunities available.
What You'll Do8
- 1Execute physical design implementation for CPU core blocks or subsystems
- 2Perform synthesis floor planning place and route and design closure activities
- 3Conduct static timing analysis power analysis and physical verification
- 4Identify and debug timing power and design rule violations
- 5Develop and maintain design automation scripts using TCL Python or Perl
- 6Collaborate with RTL design verification clocking and full-chip teams
- 7Contribute to PPA targets through optimization and debugging
- 8Document technical work and share knowledge within the team
Requirements10
- 1Bachelor's degree in Computer Electrical Engineering or related field with 5+ years relevant experience
- 2Master's degree in same field with 3+ years relevant experience
- 3Experience with integrated circuit design tools including logic synthesis place and route static timing analysis and design closure
- 4Proficiency in scripting with TCL and another interpreted language such as Python Perl or Ruby
- 5Background in digital logic block synthesis integrated into large SoC or IP
- 6Familiarity with CPU micro-architecture physical design floor-planning routing techniques clock distribution and static timing analysis noise and reliability verification
- 7Exposure to RTL to GDS methodologies formal equivalence and equivalence checking
- 8Knowledge of Synopsys Fusion compiler ICC2 PrimeTime or Cadence genus innovus
- 9Strong analytical problem solving skills and ability to take ownership of tasks
- 10Ability to communicate technical information clearly and adapt to fast-paced environment
Salary Insight
$122 - $232k per year
Location
Required Skills
Similar open positions
Explore active roles that match your skills and interests.
Intel
VerifiedCPU Physical Design Engineer Intel
Design and lead physical implementation of custom CPU cores from RTL to GDS. Own end‑to‑end design flow including synthesis, placement, routing, and verification. Collaborate with cross‑functional teams to deliver high‑performance, power‑efficient processors for client server and AI workloads. Differentiate yourself by driving innovation in microprocessor architecture and design automation.
CPU Physical Design Engineer - Google Silicon
Own block-level physical design for Google's custom silicon, from synthesis through signoff, targeting high-performance, low-power CPUs at 5nm and below. Collaborate with RTL, Architecture, and DFT teams to align constraints and resolve timing, congestion, and power issues. Drive design convergence with industry-standard tools like Synopsys and Cadence. This role requires deep expertise in Place & Route and STA to deliver silicon that powers Google's direct-to-consumer products.
1000 Micron Technology, Inc.
VerifiedSoC Physical Design Engineer
Senior Member of Technical Staff leads physical design of SoC logic/base die from netlist to GDSII within Heterogeneous Integration Group. Owns implementation across multiple product generations and drives performance power area targets.
Qualcomm
VerifiedPhysical Design Engineer Qualcomm
Qualcomm seeks senior Physical Design Engineers to lead SoC and ASIC design initiatives. Candidates will own complex digital design flows delivering high-performance power-efficient products across GPU camera multimedia DDR modem audio and other cutting‑edge semiconductor solutions. This role offers collaboration with world‑class verification integration and physical design teams to push technology boundaries.
Efficient Computer
VerifiedLead Physical Design Engineer SOC Top Lead
Efficient develops energy efficient general purpose computer processor. Lead engineer drives SOC top for next generation SoCs. Own full chip from block integration to tapeout ready GDS. Influence product evolution from development to market release. Shape future of computing at the edge.
191 Altera Corporation
VerifiedPhysical Design Engineer at Altera Corporation
We seek a Physical Design Engineer to lead chip and block-level design for custom IP and SoC projects. This role drives end-to-end physical implementation from RTL to GDSII while ensuring timing closure power optimization and signoff. You will collaborate with cross-functional teams to deliver high-quality silicon for cutting-edge FPGA technologies.