Physical Design Engineer Qualcomm
Overview
Qualcomm seeks senior Physical Design Engineers to lead SoC and ASIC design initiatives. Candidates will own complex digital design flows delivering high-performance power-efficient products across GPU camera multimedia DDR modem audio and other cutting‑edge semiconductor solutions. This role offers collaboration with world‑class verification integration and physical design teams to push technology boundaries.
What You'll Do10
- 1Execute and drive full physical design flow from synthesized netlist to tape‑out
- 2Develop physical design solutions for high‑speed low‑power ASICs and SoCs
- 3Perform floorplanning partitioning power planning and IR‑drop analysis
- 4Place components execute clock tree synthesis routing timing optimization and closure across multi‑corner scenarios
- 5Analyze timing violations signal integrity crosstalk and physical rule violations
- 6Perform RC extraction physical verification and formal verification activities
- 7Implement ECOs and support design convergence through sign‑off
- 8Collaborate with architecture RTL DFT verification and methodology teams
- 9Contribute to low‑power implementation methodologies and custom place‑and‑route solutions
- 10Develop automation tools using scripting languages and software development techniques
Requirements10
- 1Bachelor’s or Master’s degree in Electrical Engineering Computer Engineering or related field with 2+ years industry experience in physical design
- 2Experience with ASIC/SoC physical design implementation using Cadence Innovus and Synopsys Fusion Compiler
- 3Static timing analysis and closure using Synopsys PrimeTime SI
- 4Physical verification and design sign‑off methodologies
- 5Formal verification techniques and tools
- 6Power domain implementation and low‑power design methodologies
- 7Clock Tree Synthesis routing and timing optimization
- 8Signal integrity noise analysis and multi‑corner sign‑off flows
- 9DFT‑aware physical implementation and constraint management
- 10Programming and automation using Python Perl TCL Shell scripting C/C++ and Linux/Unix
Salary Insight
$116 - $173k per year
Location
Required Skills
Similar open positions
Explore active roles that match your skills and interests.
1000 Micron Technology, Inc.
VerifiedSoC Physical Design Engineer
Senior Member of Technical Staff leads physical design of SoC logic/base die from netlist to GDSII within Heterogeneous Integration Group. Owns implementation across multiple product generations and drives performance power area targets.
CPU Physical Design Engineer - Google Silicon
Own block-level physical design for Google's custom silicon, from synthesis through signoff, targeting high-performance, low-power CPUs at 5nm and below. Collaborate with RTL, Architecture, and DFT teams to align constraints and resolve timing, congestion, and power issues. Drive design convergence with industry-standard tools like Synopsys and Cadence. This role requires deep expertise in Place & Route and STA to deliver silicon that powers Google's direct-to-consumer products.
100 Intel Corporation
VerifiedMid-Level Physical Design Engineer CPU - Intel
Design and deliver high-performance CPU cores for client server IoT and AI platforms. Lead RTL-to-GDS flow ownership while collaborating with cross-functional teams. Build depth in physical design and SoC development. Strong growth opportunities available.
191 Altera Corporation
VerifiedPhysical Design Engineer at Altera Corporation
We seek a Physical Design Engineer to lead chip and block-level design for custom IP and SoC projects. This role drives end-to-end physical implementation from RTL to GDSII while ensuring timing closure power optimization and signoff. You will collaborate with cross-functional teams to deliver high-quality silicon for cutting-edge FPGA technologies.
Intel
VerifiedCPU Physical Design Engineer Intel
Design and lead physical implementation of custom CPU cores from RTL to GDS. Own end‑to‑end design flow including synthesis, placement, routing, and verification. Collaborate with cross‑functional teams to deliver high‑performance, power‑efficient processors for client server and AI workloads. Differentiate yourself by driving innovation in microprocessor architecture and design automation.
1010 Analog Devices Inc.
VerifiedSenior Engineer Digital Design Physical
Analog Devices seeks a Design Engineer to lead methodology improvements for physical design across complex chip and SoC programs. The role focuses on enhancing scalability reuse efficiency and predictability of physical implementation flows while collaborating with cross-functional teams to establish repeatable best practices. This position emphasizes methodology leadership over day-to-day block ownership.